A Novel Low Power Compression Scheme for Systolic Array Based Deep Learning Accelerators
A Novel Low Power Compression Scheme for Systolic Array Based Deep Learning Accelerators

A Novel Low Power Compression Scheme for Systolic Array Based Deep Learning Accelerators